

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PO Box 1450 Alexandra, Vinginia 22313-1450 www.uspto.gev

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/038,870	10/038,870 01/08/2002		Peer Johannsen	1454.1210	8728
21171	7590	08/20/2003			
STAAS & HALSEY LLP				EXAMINER	
		/ENUE, N.W.		DINH, PAUL	
WASHINGTON, DC 20005				ART UNIT	PAPER NUMBER
				2825	
				DATE MAILED: 08/20/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

U.S. Patent and Trademark Office PTO-326 (Rev. 04-01)

Art Unit: 2825

DETAILED ACTION

This is a response to the amendment filed on 7/14/03. The previous rejections have been withdrawn. New grounds of rejections have been cited in this office action in view of newly discovered prior art.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (b) The invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

 (e) The invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 1. Claims 1-2, 8-9 are rejected under 35 U.S.C. 102(b) as being anticipated by Ohara (USP 5517132) Who discloses a method/tool comprising:
- (Claim 1) determining, for each property of a non-reduced RTL model a reduced RTL for a design specification by reducing widths of signal occurring in the non-reduced RTL model of the specification (fig 9, c8: 61+) for a design specification, the reduced RTL model retaining the signal property of the non-reduced RTL model; and

subjecting the reduce RTL model to a property checking process (in fig 1-27)

(Claim 8) a pre-property checking unit (in fig 1-27) to reduce width of signal occurring in a non-reduced RTL model of an input design specification for a digital circuit, to produce a reduced RTL model retaining signal properties of the non-reduced RTL model (c8: 61+)

a verification engine couple to the pre-property checking unit to verify whether signal properties of the non-reduced RTL model hold for the reduce RTL model (fig 1-2, 9-11, 13-16, 24)

(Claim 2) determining the design specification and properties of a digital circuit design prior to said determining of the reduced RTL model (fig 1-27); and

Art Unit: 2825

Synthesizing an RTL netlist of high level primitives (abstract/background/summary/fig 9, 13-16, 18) so that the digital circuit is defined as an interconnection of control and data path portions where signal of a width n (c8: 61+) are determined such that $n \in N$ + wherein N+ is a positive integer and bit vector of respective lengths each determine a signal value (test mode/signals in fig 18)

(Claim 9) a front-end unit (fig 1-2/9/13-16/24, the front-end unit is the unit(s) interfacing design/specification/description/behavior/chip/VHDL/data base/input) coupling to said pre-property checking unit to receive input data relating to a design specification and properties characteristics of a design of a design to be verified, to provide an RTL net list (fig 9) of the design specification and properties characteristics, so that the digital circuit is defined as an interconnection of control and data path portions where signal of a width n (c8: 61+) are determined such that $n \in N+$ wherein N+ is a positive integer and bit vectors (test mode/signals in fig 18) of respective lengths determine signal value.

2. Claims 1, 8 are rejected under 35 U.S.C. 102(e) as being anticipated by Takemura et al (USP 6523153) Who discloses a method/tool comprising:

(Claim 1) determining, for each property of a non-reduced RTL model a reduced RTL for a design specification by reducing widths of signal occurring in the non-reduced RTL model of the specification (fig 2-4) for a design specification, the reduced RTL model retaining the signal property of the non-reduced RTL model; and

subjecting the reduce RTL model to a property checking process (abstract/background/summary/ fig 1-8)

(Claim 8) a pre-property checking unit (in fig 1-8) to reduce width of signal occurring in a non-reduced RTL model of an input design specification for a digital circuit, to produce a reduced RTL model retaining signal properties of the non-reduced RTL model (fig 2-4):

a verification engine couple to the pre-property checking unit to verify whether signal properties of the non-reduced RTL model hold for the reduce RTL model (abstract/background/summary/ fig 1-8).

3. Claims 1-2, 8-9 are rejected under 35 U.S.C. 102(b) as being anticipated by Sharma et al (USP 5841663) Who discloses a method/tool comprising:

(Claim 1) determining, for each property of a non-reduced RTL model a reduced RTL for a design specification by reducing widths of signal occurring in the non-reduced RTL model of the

Art Unit: 2825

specification (fig 1, 4, 7-8, 13-14, 16 and c7: 51-53) for a design specification, the reduced RTL model retaining the signal property of the non-reduced RTL model; and

subjecting the reduce RTL model to a property checking process (abstract/background/summary/fig 1-16)

(Claim 8) a pre-property checking unit to reduce width of signal (fig 1, 4, 7-8, 13-14, 16 and c7: 51-53) occurring in a non-reduced RTL model of an input design specification for a digital circuit, to produce a reduced RTL model retaining signal properties of the non-reduced RTL model;

a verification engine couple to the pre-property checking unit to verify whether signal properties of the non-reduced RTL model hold for the reduce RTL model (background/summary/ fig 1-16).

(Claim 2) determining the design specification and properties of a digital circuit design prior to said determining of the reduced RTL model (fig 1-16); and

Synthesizing an RTL netlist of high level primitives (abstract/background/summary/fig 1/8/16) so that the digital circuit is defined as an interconnection of control and data path portions where signal of a width n are determined such that $n \in N+$ wherein N+ is a positive integer and bit vector of respective lengths each determine a signal value (c4, 6)

(Claim 9) a front-end unit (fig 1/4/7-8/13/16, the front-end unit is the unit(s) interfacing design/specification/description/behavior/chip/VHDL/data base/input) coupling to said pre-property checking unit to receive input data relating to a design specification and properties characteristics of a design of a design to be verified, to provide an RTL net list (fig 1, 16) of the design specification and properties characteristics, so that the digital circuit is defined as an interconnection of control and data path portions where signal of a width n are determined such that $n \in N+$ wherein N+ is a positive integer and bit vectors of respective lengths determine signal value (c4, 6).

Allowable Subject Matter

Claims 3-7, 10-13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 3-7, 10-13 would be allowable because the prior art does not teach or suggest: the limitations in: Claim 3, lines 2-7 and similarly recited claim 10, line 2-10;

Claim 5, lines 2-10 and similarly recited claim 12, line 2-10.

Art Unit: 2825

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul Dinh whose telephone number is (703) 305-5662. The examiner can normally be reached on Monday to Friday from 8:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on (703) 308-1323. The fax number for the organization handling this application is (703) 872-9318.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Paul Dinh

Patent Examiner

August 4, 2003

MALTHEM CIVILIA

Sistematics